Abstract The noise properties of silicon and SiGe bipolar technologies at identical design rules are evaluated by theory and by experimental LNAs designed for the frequencies of 2 GHz, 6 GHz, and 10 GHz. For a fair comparison the same circuit principle is used for all six LNAs, with gain of about 20 dB or above, suitable for the applications in wireless communications.
I. INTRODUCTION
During the last years silicon-based bipolar technologies with highly improved RF performance have been developed. This is on one hand the new family of Si/SiGe bipolar technologies, on the other hand the well known silicon bipolar technologies have been scaled for lower parasitics and higher operating frequencies. In this work differences between silicon homojunction and Si/SiGe heterojunction devices for low-noise amplifiers are investigated by theory and by experimental LNAs. First the unique features of the used IC technologies are described, then the applied design principles are discussed. Finally the achieved experimental results are given and compared with the state of the art.
II. SILICON AND SIGE TECHNOLOGIES
The LNAs have been implemented in advanced silicon and SiGe bipolar technologies [1, 2] , both with double-polysilicon self-aligned emitter base configuration and with effective emitter width of 0.25,urm.
Both technologies use a lithography with 0.5 ,urm minimum feature size and 4 layer metallization scheme. The main difference between these two technologies is found in the formation of the active base: The base of the silicon transistors is formed by lowenergy ion implantation with subsequent diffusion using rapid thermal processing. The resulting base width is only 50 nm with sheet resistance of 12 kQ/EZ. (CML) is measured. Fig. 1 shows the schematic cross section of the transistors, the main transistor parameters for both technologies are summarized in Table 1.
III. CIRCUIT DESIGN
The circuit (see Fig. 2 down to 2.4 V. The noise figure is mainly determined by the input stage. In order to achieve the minimum noise enabled by the technology, the emitter length 1E of the input transistor has to be carefully scaled to get the optimum base resistance for the desired frequency band and for a 50 Q source impedance. In this way the 50 Q noise figure NF50 is close to the minimum noise figure NFmin. In addition, the collector bias current is set for minimizing the noise figure. The noise behavior is described on base of the transistor parameters and the model in Fig. 3 by NF 1+gY Z+(1_+ W2C2Z2).(Rb + 1q ) (1) J3 is the DC current gain, Rb is the base resistance, Z is the source impedance, gm is the transconductance, and C is the input capacitance, formed by the parasitic transistor capacitance and the diffusion capacitance (C = Cp + gmTF). This reduces for low frequencies f < < fT and 'COP= UT 3/Z to NF 1+ 1 + Rb (2) Thus most important transistor parameters for the optimization of the circuits are the total base resistance Rb and the current gain 13. (1J > 100). The total base resistance Rb, consisting of internal and external base resistance is for the here used small emitter widths dominated by the external base resistance which is about the same for both technologies. So the much lower base sheet resistance of the SiGe technology has minor importance for the total Rb [3] .
For high frequencies the parasitic transistor capacitance (Cp CBE) is getting more important.
The circuits were optimized under the assumption that Tp= Rb CP is constant for a fixed transistor geometry and for large emitter lengths (lE >> WE).
This constant should be as small as possible. In order to minimize this constant Tp of the parasitics, the configuration and layout of the input transistor is chosen to be base-emitter-base-collector (BEBC).
The assumption that Tp is constant and an optimisation leads to the conclusion, the optimal emitter length decreases with increasing frequency for optimal noise matching.
With rising frequency the forward transit time TF takes more and more influence to the noise figure. The lower forward transit time TF ist the main advantage of SiGe technologies for low-noise amplifiers at high frequencies. This advantage is reinforced by the somewhat lower parasitic time constant Tp of SiGe technologies.
IV. RESULTS
The noise figure NF50 and the gain have been measured on wafer for the 6 GHz and 10 GHz designs. The 2 GHz designs were measured on mounted chips. A photograph of the 2 GHz SiGe LNA is shown in Fig. 4. Fig. 5 gives the comparison of the small difference for Si and SiGe designs. This is in agreement with the expectations mentioned before. The SiGe results are 1.3 dB at 6.2 GHz, and 2 dB at 10.5 GHz with high gains of 31 dB, and 26 dB, respectively. For silicon, noise figures of 1.8 dB for 5.6 GHz and 2.8 dB for 9.5 GHz with gain of 26 dB, and 21 dB are achieved. The measured results are summarized in Tab. 2. As can be expected from the designs with identical transistor configuration and size the power consumption for the two different technologies is nearly the same. At frequencies where the gain is getting small higher biasing for silicon technologies leads to larger power consumption. 
